A Review on Enhancement of SRAM Memory Cell

Amrit Lal Kushwaha; Dharmendra Kumar Singh

Amrit Lal Kushwaha Swami Vivekanand College of Science & Technology, Bhopal
Dharmendra Kumar Singh Swami Vivekanand College of Science & Technology, Bhopal

Keywords: SRAM, Delay Power, Transistors, T9, DRAM

Abstract

In this field research paper explores the design and analysis of Static Random Access Memory (SRAMs) that focuses on optimizing delay and power. CMOS SRAM cell consumes very little power and has less read and write time. Higher cell ratios will decrease the read and write time and improve stability. PMOS semiconductor unit with fewer dimensions reduces the ability consumption. During this paper, 6T SRAM cell is implemented with reduced power and performance is good according to read and write time, delay and power consumption. It's been noticed typically that increased memory capability will increase the bit-line parasitic capacitance that successively slows down voltage sensing, to avoid this drawback use optimized scaling techniques and more, get improve performance of the design. Memories are a core part of most of the electronic systems. Performance in terms of speed and power dissipation is the major area of concern in today's memory technology. During this paper SRAM cells supported 6T, 9T, and 8T configurations are compared based on performance for reading and write operations. During this paper completely different static random access memory is designed to satisfy low power, high-performance circuit and also the extensive survey on options of various static random access memory (SRAM) designs were reported. Improve performance static random access memory based on designing a low power SRAM cell structure with optimum write access power.

Downloads

Download data is not yet available.

References

[1]. Jain, S. K., and Agarwal, P., "A Low Leakage and SNM Free SRAM Cell Design in Deep Submicron CMOS Technology", 19th International Conference on VLSI Design, Hyderabad, India, pp. 495-498, 2006.
[2]. Asenov, A., Brown, A. R., Davies, J. H., Kaya, S., and Slavcheva, G. "Simulation of Intrinsic Parameter Fluctuations in Decananometer and Nanometer-scale MOSFETs", IEEE Transactions on Electron Devices, vol. 50, No. 9, pp. 1837-1852, 2003.
[3]. Anurag Dandotiya and Amit S. Rajput," SNM Analysis of 6T SRAM at 32NM and 45NM Technique," IJCA, vol.98, no.7, July 2014.
[4]. Rupesh Maheshwari, Yogeshver Khandagre, Alok Dubey, "A Survey of Design Technology for SRAM", International Journal of Emerging Technology and Advanced Engineering, (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 11, November 2013.
[5]. Naveen Verma, "Ultra-Low-Power SRAM Design In High Variability Advanced CMOS," May 2009.
[6]. Sanjeev K. Jain and Pankaj Agarwal "A Low Leakage and SNM Free SRAM Cell Design in Deep Submicron CMOS Technology" Proceedings of the 19th International Conference on VLSI Design, 2006.
[7]. Shigeki Ohbayashi, Makoto Yabuuchi, Koji Niland, Susumu Imaoka "A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With reading and Write Operation Stabilizing Circuits" IEEE journal of solid-state circuits, Vol. 42, pp820 -829, April 2007.
[8]. Rajasekhar Keerthi and Chein-in Henry Chen “Stability and Static Noise Margin Analysis of Low-Power SRAM” I2MTC 2008 – IEEE International Instrumentation and Measurement Technology Conference, Victoria, Vancouver Island, Canada, May 12-15, 2008.
[9]. Kim TH, Liu J, Keane J, Kim CH. Circuit techniques for ultra-low power sub-threshold SRAMs. In: IEEE international symposium on circuits and systems (ISCAS), p. 2574–77, 2008.
[10]. Shilpi Birla1, Neeraj Kumar Shukla, Kapil Rathi, Rakesh Kumar Singh, Manisha Pattanaik, "Analysis of 8T SRAM Cell at Various Process Corners at 65 nm Process Technology," Circuits and Systems, pp.326- 329, 2011.
[11]. Liu Z, Kursun V. Characterization of a novel nine-transistor SRAM cell. IEEE Trans Very Large Scale Integrated (VLSI) System 16:488–92. No. 4, 2008.